TSMC: First 7nm EUV Chips Taped Out, 5nm Risk Production in Q2 2019
#1
Information 
[Image: tsmc_semiconductor_chip_inspection_678x452.jpg]
Quote:Last week, TSMC made two important announcements concerning its progress with extreme ultraviolet lithography (EUVL). First up, the company has successfully taped out its first customer chip using its second-generation 7 nm process technology, which incorporates limited EUVL usage. Secondly, TSMC disclosed plans to start risk production of 5 nm devices in April.

First 7 nm EUV Chip Tapes Out at TSMC

TSMC initiated high-volume manufacturing of chips using its first generation 7 nm fabrication process (CLN7FF, N7) in April. N7 is based around deep ultraviolet (DUV) lithography with ArF excimer lasers. By contrast, TSMC’s second-generation 7 nm manufacturing technology (CLN7FF+, N7+) will use extreme ultraviolet lithography for four non-critical layers, mostly in a bid to speed up production and learn how to use ASML’s Twinscan NXE step-and-scan systems for HVM. Factual information on the improvements from N7 to N7+ are rather limited: the new tech will offer a 20% higher transistor density (because of tighter metal pitch) and ~8% lower power consumption at the same complexity and frequency (between 6% and 12% to be more precise).

While the advantages of N7+ over its predecessors are not significant (e.g., TSMC has never mentioned performance increases that the new tech is expected to bring), it will still almost certainly be embraced wholeheartedly by developers of mobile SoCs who need to release new chips every year. That said, it is not surprising that TSMC has already taped out the first chip using its N7+ technology. Furthermore, the company is prepping a specialized version of the process aimed at the automotive industry, which indicates that N7+ is going to be a “long” node.

TSMC is not disclosing the name of the customer whose N7+ SoC it has taped out, but considering the foundry’s alpha customers for new process technologies in the recent years, the leading suspects are obvious.
Full reading: https://www.anandtech.com/show/13445/tsm...risk-in-q2
Reply


Messages In This Thread
TSMC: First 7nm EUV Chips Taped Out, 5nm Risk Production in Q2 2019 - by harlan4096 - 10 October 18, 06:43

Forum Jump:


Users browsing this thread: 1 Guest(s)
[-]
Welcome
You have to register before you can post on our site.

Username/Email:


Password:





[-]
Recent Posts
Internet Download Manager 6.32 Build 9
Internet Download ...Kool — 05:17
AntGROUP Inc. / VCap-developer
Ant Download Manager...jasonX — 01:54
Windows 11 Build 26300.8493 Brings Movab...
Microsoft has rele...harlan4096 — 16:55
Google Chrome 148.0.7778.167/168
The security updat...harlan4096 — 07:15
Microsoft Edge 148.0.3967.70
Version 148.0.3967...harlan4096 — 07:12

[-]
Birthdays
Today's Birthdays
avatar (49)contjrat
Upcoming Birthdays
avatar (28)akiratoriyama
avatar (48)Jerrycix
avatar (40)awedoli
avatar (82)WinRARHowTo
avatar (39)axuben
avatar (40)ihijudu
avatar (50)Mirzojap
avatar (36)idilysaju
avatar (40)GregoryRog
avatar (40)odukoromu
avatar (46)Joanna4589

[-]
Online Staff
There are no staff members currently online.

>